01-280B

January 5, 2004

Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

Fr: George O. Saile, Reg. No. 19,572 28 Davis Avenue Poughkeepsie, N.Y. 12603

Subject:

Serial No. 10/686,794 10/16/03

Chia-Ta Hsieh

A FLASH EEPROM WITH FUNCTION BIT BY BIT ERASING

INFORMATION DISCLOSURE STATEMENT

Enclosed is Form PTO-1449, Information Disclosure Citation
In An Application.

The following Patents and/or Publications are submitted to comply with the duty of disclosure under CFR 1.97-1.99 and 37 CFR 1.56. Copies of each document is included herewith.

CERTIFICATE OF MAILING

I hereby certify that this correspondence is being deposited with the United States Postal Service as first class mail in an envelope addressed to: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450, on January 3, 2004.

Stephen B. Ackerman, Reg.# 37761

Signature/Date

TSMC-01-280B

In the article, "A Dual-bit Split-Gate EEPROM (DSG) Cell in Contactless Array for Single-Vcc High Density Flash Memories," by Yale Ma et al., IEDM 94-57, pp. 3.5.1 to 3.5.4, a new source-side injection Dual-bit Split-Gate (DSG) flash EEPROM cell is designed and characterized.

The following two U.S. Patents disclose a triple polysilicon flash EEPROM array having a separate erase gate for each row of floating gates, and methods of manufacturing such an array:

- 1) U.S. Patent 5,712,179 to Yuan, "Method of Making Triple Polysilicon Flash EEPROM Arrays Having a Separate Erase Gate for Each Row of Floating Gates."
- 2) U.S. Patent 6,028,336 to Yuan, "Triple Polysilicon Flash EEPROM Arrays Having a Separate Erase Gate for Each Row of Floating Gates, and Methods of Manufacturing Such Arrays."
- U.S. Patent 5,677,872 to Samachisa et al., "Low Voltage Erase of a Flash EEPROM System Having a Common Erase Electrode for Two Individual Erasable Sectors," discusses low voltage erase of a flash EEPROM system having a common erase electrode for two individual erasable sectors.

TSMC-01-280B

- U.S. Patent 5,278,439 to Ma et al., "Self-Aligned Dual-Bit Split Gate (DSG) Flash EEPROM Cell," discloses a DSG EEPROM.
- U.S. Patent 6,222,762 to Guterman et al., "Multi-State Memory," discloses a multi-state cell and erase method.
- U.S. Patent 6,151,248 to Harari et al., "Dual Floating Gate EEPROM Cell Array with Steering Gates Shared by Adjacent Cells," discloses a EEPROM cell with gates shared by adjacent cells.

Sincerely,

Stephen B. Ackerman, Reg. No. 37761

EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP § 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to the applicant

DATE CONMIDERED

EXAMINER